Analysis of subthreshold swing in junctionless double gate MOSFET using stacked high-k gate oxide

نویسندگان

چکیده

In this paper, the subthreshold swing was observed when stacked high-k gate oxide used for a junctionless double (JLDG) MOSFET. For purpose, model presented using series-type potential derived from Poisson equation. The results of in paper were good agreement with two-dimensional numerical values and those other papers. Using model, variation channel length, silicon thickness, dielectric constant material as parameter. As result, reduced materials film. case asymmetric structure, can be than that symmetric JLDG MOSFET bottom film greater top could also by applying voltage lower voltage.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Channel thickness dependency of high-k gate dielectric based double-gate CMOS inverter

This work investigates the channel thickness dependency of high-k gate dielectric-based complementary metal-oxide-semiconductor (CMOS) inverter circuit built using a conventional double-gate metal gate oxide semiconductor field-effect transistor (DG-MOSFET). It is espied that the use of high-k dielectric as a gate oxide in n/p DG-MOSFET based CMOS inverter results in a high noise margin as well...

متن کامل

Analytical models for channel potential, threshold voltage, and subthreshold swing of junctionless triple-gate FinFETs

Analytical models for channel potential, threshold voltage, and subthreshold swing of the short-channel fin-shaped field-effect transistor (FinFET) are obtained. The analytical model results are verified against simulations and good agreements are observed. Analytical expressions for subthreshold swing, drain induced barrier lowering effect, and threshold voltage roll-off characteristics are pr...

متن کامل

TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET

Scaling of metal-oxide-semiconductor transistors to smaller dimensions has been a key driving force in the IC industry. This work analysis the gate leakage current behavior of nano scale MOSFET based on TCAD simulation. The Sentaurus Simulator simulates the high-k gate stack structure of N-MOSFET for analysis purpose. The impact of interfacial oxide thickness on the gate tunneling current has b...

متن کامل

Comparison study of Drain Current, Subthreshold Swing and DIBL of III-V Heterostructure and Silicon Double Gate MOSFET

We investigate the performances of 18 nm gate length AlInN/GaN, InP/InGaAs heterostructure and a Silicon double gate MOSFET, using 2D Sentaurus TCAD simulation. The heterostructure device uses lattice-matched wideband Al0.83In0.17N /InP and narrowband GaN / In0.53Ga0.47As layers, along with high-k Al2O3 as the gate dielectric, while silicon based device uses SiO2 gate dielectric. The device has...

متن کامل

Modelling of Parasitic Capacitances for Single-gate, Double-gate and Independent Double-gate MOSFET

This paper discusses the type of capacitances for Single Gate MOSFET and Double Gate MOSFET including their quantity. The effect of parasitic capacitance makes double gate MOSFET more suitable component for the designing of digital logic switches than single gate MOSFET. Here, we introducing Independent double gate MOSFET operation based on VeSFET concept. Then introducing with the total capaci...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Electrical and Computer Engineering

سال: 2021

ISSN: ['2088-8708']

DOI: https://doi.org/10.11591/ijece.v11i1.pp240-248